View ALD4701_316590.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

ADVANCED LINEAR DEVICES, INC.
ALD4701A/ALD4701B ALD4701
QUAD MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER
GENERAL DESCRIPTION The ALD4701 is a quad monolithic CMOS micropower high slew rate operational amplifier intended for a broad range of analog applications using 1V to 6V dual power supply systems, as well as +2V to +12V battery operated systems. All device characteristics are specified for +5V single supply or 2.5V dual supply systems. Total supply current for all four operational amplifiers is 1mA maximum at 5V supply voltage. It is manufactured with Advanced Linear Devices' enhanced ACMOS silicon gate CMOS process. The ALD4701 is designed to offer a trade-off of performance parameters providing a wide range of desired specifications. It offers the popular industry standard pin configuration of LM324 types and ICL 7641 types. The ALD4701 has been developed specifically for the +5V single supply or 1V to 6V dual supply user. Several important characteristics of the device make application easier to implement at these voltages. First, each operational amplifier can operate with rail to rail input and output voltages. This means the signal input voltage and output voltage can be equal to or near to the positive and negative supply voltages. This feature allows numerous analog serial stages and flexibility in input signal bias levels. Secondly, each device was designed to accommodate mixed applications where digital and analog circuits may operate off the same power supply or battery. Thirdly, the output stage can typically drive up to 50pF capacitive and 10K resistive loads. These features, combined with extremely low input currents, high open loop voltage gain of 100V/mV, useful bandwidth of 700KHz, a slew rate of 0.7V/s, low power dissipation of 5mW, low offset voltage and temperature drift, make the ALD4701 a versatile, micropower quad operational amplifier. The ALD4701, designed and fabricated with silicon gate CMOS technology, offers 1pA typical input bias current. Due to low voltage and low power operation, reliability and operating characteristics, such as input bias currents and warm up time, are greatly improved.
FEATURES * All parameters specified for +5V single supply or 2.5V dual supply systems * Rail-to-rail input and output voltage ranges * Unity gain stable * Extremely low input bias currents -- 1.0pA * High source impedance applications * Dual power supply 1.0V to 6.0V * Single power supply +2V to +12V * High voltage gain * Output short circuit protected * Unity gain bandwidth of 0.7MHz * Slew rate of 0.7V/s * Low power dissipation * Symmetrical output drive APPLICATIONS * * * * * * * * * * * * Voltage follower/buffer/amplifier Charge integrator Photodiode amplifier Data acquisition systems High performance portable instruments Signal conditioning circuits Sensor and transducer amplifiers Low leakage amplifiers Active filters Sample/Hold amplifier Picoammeter Current to voltage converter
PIN CONFIGURATION
OUT A IN -A
1
14
OUT D IN - D IN + D VIN + C IN - C OUT C
2
13
ORDERING INFORMATION
Operating Temperature Range* -55C to +125C 0C to +70C 0C to +70C 14-Pin CERDIP Package ALD4701A DB ALD4701B DB ALD4701 DB 14-Pin Small Outline Package (SOIC) ALD4701A SB ALD4701B SB ALD4701 SB 14-Pin Plastic Dip Package ALD4701A PB ALD4701B PB ALD4701 PB
IN + A V+ IN + B IN - B OUT B
3 4
12
11
5
10
6
9
7
8
DB, PB, SB PACKAGE
* Contact factory for industrial temperature range
(c) 1998 Advanced Linear Devices, Inc. 415 Tasman Drive, Sunnyvale, California 94089 -1706 Tel: (408) 747-1155 Fax: (408) 747-1286 http://www.aldinc.com
ABSOLUTE MAXIMUM RATINGS
Supply voltage, V+ Differential input voltage range Power dissipation Operating temperature range PB,SB package DB package Storage temperature range Lead temperature, 10 seconds 13.2V -0.3V to V+ +0.3V 600 mW 0C to +70C -55C to +125C -65C to +150C +260C
OPERATING ELECTRICAL CHARACTERISTICS TA = 25C V+ = 5.0V ( VS = 2.5V in dual supply operation ) unless otherwise specified
Parameter Supply Voltage Input Offset Voltage Input Offset Current Input Bias Current Input Voltage Range Input Resistance Input Offset Voltage Drift Power Supply Rejection Ratio Common Mode Rejection Ratio Symbol VS V+ VOS IOS IB VIR RIN TCVOS PSRR 65 65 65 65 -0.3 -2.8 1012 1.0 1.0 Min 1.0 2.0 4701A Typ Max 6.0 12.0 2.0 2.8 25 240 30 300 5.3 2.8 -0.3 -2.8 10 12 1.0 1.0 Min 1.0 2.0 4701B Typ Max Min 4701 Typ Max 6.0 12.0 10.0 11.0 1.0 1.0 -0.3 -2.8 1012 25 240 30 300 5.3 2.8 Unit V V mV mV pA pA pA pA V V V/C dB dB dB dB RS 100K R S 100K 0C TA +70C RS 100K 0C TA +70C RL = 100K RL 1M RL = 100K 0C TA +70C R L = 1M V+ = 5V 0C TA +70C R L = 100K VS = 2.5V 0C TA +70C Test Conditions Dual Supply Single Supply RS 100K 0C TA +70C TA = 25C 0C TA +70C TA = 25C 0C TA +70C V+ = +5V VS = 2.5V
6.0 1.0 12.0 2.0 5.0 5.8 25 240 30 300 5.3 2.8
5 80 80 83 83 65 65 65 65
5 80 80 83 83 60 60 60 60
7 80 80 83 83
CMRR
Large Signal Voltage Gain
AV
15 10
100 300
15 10
100 300
10 7
80 300
V/mV V/mV V/mV
Output Voltage Range
VO low VO high VO low VO high
4.99
0.001 4.999
0.01
0.001 4.99 4.999
0.01
0.001 4.99 4.999 -2.48 2.48 1
0.01
V V V V mA
2.40
-2.48 -2.40 2.48 1
2.40
-2.48 -2.40 2.48 2.40 1
-2.40
Output Short Circuit Current Supply Current Power Dissipation
ISC
IS
480 1000
480 1000
480
1000
A
VIN = 0V No Load All amplifiers VS = 2.5V
PD
5.0
5.0
5.0
mW
ALD4701A/ALD4701B ALD4701
Advanced Linear Devices
2
OPERATING ELECTRICAL CHARACTERISTICS (cont'd) TA = 25C VS = 2.5V unless otherwise specified
Parameter Input Capacitance Bandwidth Slew Rate Symbol CIN Min 4701A Typ 1 Max Min 4701B Typ 1 Max Min 4701 Typ 1 Max Unit pF Test Conditions
BW SR tr
700 0.7
700 0.7
700 0.7
KHz V/s s % s AV = +1 RL = 100K RL = 100K RL = 100K CL = 50pF 0.1% AV = -1 CL = 50pF RL = 100K AV = 100
Rise time Overshoot Factor Settling Time Channel Separation
0.2 20
0.2 20 10.0
0.2 20 10.0
ts
10.0
CS
120
120
120
dB
TA = 25C VS = 5.0V unless otherwise specified
4701A Parameter Power Supply Rejection Ratio Common Mode Rejection Ratio Large Signal Voltage Gain Output Voltage Range Bandwidth Slew Rate Symbol PSRR Min Typ 83 Max Min 4701B Typ 83 Max Min 4701 Typ 83 Max Unit dB Test Conditions RS 100K
CMRR
83
83
83
dB
RS 100K
AV VO low VO high BW SR 4.90
250 -4.98 4.98 1.0 1.0 -4.90 4.90
250 -4.98 -4.90 4.98 1.0 1.0 4.90
250 -4.98 4.98 1.0 1.0 -4.90
V/mV V V MHz V/s
RL = 100K R L = 100K
AV = +1 CL = 50pF
VS = 2.5V -55C T A +125C unless otherwise specified
Parameter Input Offset Voltage Input Offset Current Input Bias Current Power Supply Rejection Ratio Common Mode Rejection Ratio Large Signal Voltage Gain Output Voltage Range Symbol VOS I OS IB PSRR CMRR AV VO low VO high 60 60 10 75 83 50 -2.47 2.45 -2.40 2.35 Min 4701A DB Typ Max 3.0 Min 4701B DB Typ Max 6.0 Min 4701 DB Typ Max 15.0 Unit mV Test Conditions RS 100K
8.0 10.0 60 60 10 75 83 50 -2.47 2.45
8.0 10.0 60 60 7 -2.40 2.35 75 83 50 -2.47 2.45
8.0 10.0
nA nA dB dB V/mV RS 100K RS 100K RL = 100K
-2.40
2.35
V V
RL = 100K
ALD4701A/ALD4701B ALD4701
Advanced Linear Devices
3
Design & Operating Notes:
1. The ALD4701 CMOS operational amplifier uses a 3 gain stage architecture and an improved frequency compensation scheme to achieve large voltage gain, high output driving capability, and better frequency stability. In a conventional CMOS operational amplifier design, compensation is achieved with a pole splitting capacitor together with a nulling resistor. This method is, however, very bias dependent and thus cannot accommodate the large range of supply voltage operation as is required from a stand alone CMOS operational amplifier. The ALD4701 is internally compensated for unity gain stability using a novel scheme that does not use a nulling resistor. This scheme produces a clean single pole roll off in the gain characteristics while providing for more than 70 degrees of phase margin at the unity gain frequency. 2. The ALD4701 has complementary p-channel and n-channel input differential stages connected in parallel to accomplish rail-to-rail input common mode voltage range. This means that with the ranges of common mode input voltage close to the power supplies, one of the two differential stages is switched off internally. To maintain compatibility with other operational amplifiers, this switching point has been selected to be about 1.5V below the positive supply voltage. Since offset voltage trimming on the ALD4701 is made when the input voltage is symmetrical to the supply voltages, this internal switching does not affect a large variety of applications such as an inverting amplifier or non-inverting amplifier with a gain larger than 2.5 (5V operation), where the common mode voltage does not make excursions above this switching point. The user should however, be aware that this switching does take place if the operational amplifier is connected as a unity gain buffer and should make provision in his design to allow for input offset voltage variations. 3. The input bias and offset currents are essentially input protection diode reverse bias leakage currents, and are typically less than 1pA at room temperature. This low input bias current assures that the analog signal from the source will not be distorted by input bias currents. Normally, this extremely high input impedance of greater than 1012 would not be a problem as the source impedance would limit the node impedance. However, for applications where source impedance is very high, it may be necessary to limit noise and hum pickup through proper shielding. 4. The output stage consists of class AB complementary output drivers, capable of driving a low resistance load. The output voltage swing is limited by the drain to source on-resistance of the output transistors as determined by the bias circuitry, and the value of the load resistor. When connected in the voltage follower configuration, the oscillation resistant feature, combined with the rail to rail input and output feature, makes an effective analog signal buffer for medium to high source impedance sensors, transducers, and other circuit networks. 5. The ALD4701 operational amplifier has been designed to provide full static discharge protection. Internally, the design has been carefully implemented to minimize latch up. However, care must be exercised when handling the device to avoid strong static fields that may degrade a diode junction, causing increased input leakage currents. In using the operational amplifier, the user is advised to power up the circuit before, or simultaneously with, any input voltages applied and to limit input voltages not to exceed 0.3V of the power supply voltage levels. 6. The ALD4701, with its micropower operation, offers numerous benefits in reduced power supply requirements, less noise coupling and current spikes, less thermally induced drift, better overall reliability due to lower self heating, and lower input bias current. It requires practically no warm up time as the chip junction heats up to only 0.4C above ambient temperature under most operating conditions.
TYPICAL PERFORMANCE CHARACTERISTICS
SUPPLY CURRENT AS A FUNCTION OF SUPPLY VOLTAGE
1000
INPUTS GROUNDED OUTPUT UNLOADED TA = -55C 1200 800 +70C 400 0 0 1 2 3 4 5 6 SUPPLY VOLTAGE (V) +125C +25C -25C
OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF LOAD RESISTANCE
SUPPLY CURRENT (A)
OPEN LOOP VOLTAGE GAIN (V/mV)
1600
100
10 VS = 2.5V TA = 25C 1 10K 100K 1M 10M
LOAD RESISTANCE ()
COMMON MODE INPUT VOLTAGE RANGE AS A FUNCTION OF SUPPLY VOLTAGE
7 6 TA = 25C
INPUT BIAS CURRENT AS A FUNCTION OF AMBIENT TEMPERATURE
10000
INPUT BIAS CURRENT (pA)
COMMON MODE INPUT VOLTAGE RANGE (V)
1000 100
VS = 2.5V
5 4 3 2 1 0 0 1 2 3 4 5 6 7 SUPPLY VOLTAGE (V)
10
1.0 0.1 -50 -25 0 25 50 75 100 125 AMBIENT TEMPERATURE (C)
ALD4701A/ALD4701B ALD4701
Advanced Linear Devices
4
TYPICAL PERFORMANCE CHARACTERISTICS
OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF SUPPLY VOLTAGE AND TEMPERATURE
OUTPUT VOLTAGE SWING (V)
1000
OUTPUT VOLTAGE SWING AS A FUNCTION OF SUPPLY VOLTAGE
6 5 4 3 2 1 -55C TA +125C RL = 100K
OPEN LOOP VOLTAGE GAIN (V/mV)
100
10 -55C TA +125C RL = 100K 1 0 2 4 SUPPLY VOLTAGE (V) 6 8
0
1
2
3
4
5
6
7
SUPPLY VOLTAGE (V)
INPUT OFFSET VOLTAGE AS A FUNCTION OF AMBIENT TEMPERATURE REPRESENTATIVE UNITS
INPUT OFFSET VOLTAGE (mV)
+5 +4 +3 +2 +1 0 -1 -2 -3 -4 -5 -50 -25 0 +25 +50 +75 +100 +125 AMBIENT TEMPERATURE (C)
OPEN LOOP VOLTAGE GAIN AS A FUNCTION OF FREQUENCY
120 100 80 60 40 20 0 -20 1 10 100 1K 10K 100K FREQUENCY (Hz) 1M 0 45 90 135 180 10M VS = 2.5V TA = 25C
OPEN LOOP VOLTAGE GAIN (dB)
VS = 2.5V
PHASE SHIFT IN DEGREES
INPUT OFFSET VOLTAGE AS A FUNCTION OF COMMON MODE INPUT VOLTAGE
INPUT OFFSET VOLTAGE (mV)
LARGE - SIGNAL TRANSIENT RESPONSE
2V/div VS = 1.0V TA = 25C RL = 100K CL = 50pF
15 10 5 0 -5 -10
500mV/div 5s/div
VS = 2.5V TA = 25C
-15 -2 -1 0 +1 +2 +3 COMMON MODE INPUT VOLTAGE (V)
LARGE - SIGNAL TRANSIENT RESPONSE
5V/div VS = 2.5V TA = 25C RL = 100K CL = 50pF
SMALL - SIGNAL TRANSIENT RESPONSE
100mV/div VS = 2.5V TA = 25C RL = 100K CL = 50pF
2V/div
5s/div
20mV/div
2s/div
ALD4701A/ALD4701B ALD4701
Advanced Linear Devices
5
TYPICAL APPLICATIONS
RAIL-TO-RAIL VOLTAGE FOLLOWER/BUFFER TRANSCONDUCTANCE AMPLIFIER
+5V
~ ZIN = 1012
5V 0.1F
VIN RIN = 1012
VOUT VIN 0 VIN 5V
+
1/4 ALD4701
RL = R2 1K 10K Min 0.0 0.0 VIN Max 2.00 2.45 VOUT Min Max 0.0 4.00 0.0 4.90
1/4 ALD4701 IOUT = VIN R2 R2
HIGH INPUT IMPEDANCE RAIL-TO-RAIL PRECISION DC SUMMING AMPLIFIER
V+ = +2.5V V1 V2 10M
PHOTO DETECTOR CURRENT TO VOLTAGE CONVERTER
RF = 5M I
0.1F 0.1F
1/4 ALD4701 VOUT
PHOTODIODE
10M 10M
+
10M
V3 V4 10M V- = - 2.5V 10M
V- VIN V+ V- VOUT V+
1/4 ALD4701
VOUT = V1 + V2 - V3 - V4
RIN = 10M Accuracy limited by resistor tolerances and input offset voltage
WIEN BRIDGE OSCILLATOR (RAIL-TO-RAIL) SINE WAVE GENERATOR
+5V
RAIL-TO-RAIL WINDOW COMPARATOR
1/4 ALD4701 1 1/4 74 C00
+5V VOUT
100K
VREF (HIGH) 3
8 + -
1/4 ALD4701
2 VIN
-5V .01F 10K 10K
10K
5
+ 7 4 1/4 ALD4701
C = .01F
R = 10K ~ f= ~ 1 = 1.6KHZ 2RC
100K
VREF (LOW) 6
-
VOUT (LOW) for VREF (LOW) < VIN < VREF (HIGH)
FUNCTION GENERATOR
0.1F 100K +2.5V 100K 1 10K 220K 54K 0.002F 0.002F
27K Square Square Wave Wave 1/4 ALD4701
10K Triangle Triangle Wave Wave 1/4 ALD4701 100K Sine Wave
12
27K 1/4 ALD4701 1/4 ALD4701
ALD4701A/ALD4701B ALD4701
Advanced Linear Devices
+
100K
10
+
5
+
-2.5V
-
3
11
-
-
.01F
+
-
2
4
6
7
100K
9
8
27K 13
14 VOUT
+ VOUT +2.5V -2.5V
-2X GAIN
RL
IOUT
+ -
VOUT = 1 X RF
RL = 100K
+
-
VOUT
6

▲Up To Search▲

Price & Availability of ALD4701

	To Download ALD4701 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .